Trung tâm đào tạo thiết kế vi mạch Semicon


  • ĐĂNG KÝ TÀI KHOẢN ĐỂ TRUY CẬP NHIỀU TÀI LIỆU HƠN!
  • Create an account
    *
    *
    *
    *
    *
    Fields marked with an asterisk (*) are required.
wafer.jpg

Thế giới ASIC

Verification Using SystemC Part XII

Data Structures
The SystemC Verification Standard contains several generic data structures. One of the main data types is sparse_array, this is used for modelling memories at very high of abstraction. 

Last Updated ( Tuesday, 29 March 2022 00:42 ) Read more...
 

Verification Using SystemC Part XI

Transcation Recording
Simulation activity in a testbench is best recorded at the transaction level. Transaction recording is the act of recording timing information and attribute information associated with transactions into the database. This information can be used to visualize simulation activities, debug, perform coverage analysis, and do other tasks.

Last Updated ( Tuesday, 29 March 2022 00:42 ) Read more...
 

Verification Using SystemC Part X

Seed Management
SCV provides support for Global Seed Setting and Unique seed setting for each thread. When no seed setting is done, then default seed 1 is assume

Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part IX

Example : keep_only

  1 #include 
  2 
Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part VIII

Weighted Randomization
While a constraint specifies the range of legal values, a weight specification biases the random value generation process so that some values are generated more often than others.

Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part VII

Constraints
In last page we saw how to generate radom values. This random values if total random does not do much good in verification. To control the value range that a variable takes we constrain it.

Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part VI

Randomization

SCV provided very powerfull mechanism for doing randomization. Using the data introspection facility discussed previously, constrained randomization can be performed on arbitrary data types.

Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part V

Dynamic Extension

A dynamic extension is used when auxiliary data needs to be associated with the data object, such as a constraint or a callback function pointer. This is accomplished via the scv_smart_ptr template in the Verification Standard. 

Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part IV

Example : scv_user_defined class

  1 #include 
  2 
Last Updated ( Tuesday, 29 March 2022 00:43 ) Read more...
 

Verification Using SystemC Part III

Extensions for User-Specified Types
In order to support user-specified composite types, the user needs to provide a partial template specialization of scv_extensions for the specific composite type in the test bench.

Last Updated ( Tuesday, 29 March 2022 00:44 ) Read more...
 

Verification Using SystemC Part II

Using the scv_extensions_if
The abstract methods provided by scv_extensions_if can be classified into methods for static extensions and methods for dynamic extensions.

Last Updated ( Tuesday, 29 March 2022 00:44 ) Read more...
 

Verification Using SystemC

Introduction

ystemC provides very basic verification support. This support is same what Verilog 1995 provided. The SCV or SystemC Verification standard, provides APIs for transaction-based verification, 

Last Updated ( Tuesday, 29 March 2022 00:44 ) Read more...
 

SystemC DataTypes Part V

sc_uint

sc_uint is unsigned integer, and it is fixed precision integer of size 64 bits. The underlying operations use 64 bits, but the result size is determined at object declaration.

Last Updated ( Tuesday, 29 March 2022 00:45 ) Read more...
 

SystemC DataTypes Part IV

sc_int

sc_int is signed integer, and it is fixed precision integer of size 64 bits. The underlying operations use 64 bits, but the result size is determined at object declaration. 

Last Updated ( Tuesday, 29 March 2022 00:45 ) Read more...
 

SystemC DataTypes Part III

Arbitrary Width Bit Type
sc_bit is one bit wide, SystemC provides sc_bv or SystemC Bit Vector for multi bit vector declaration. The width of the vector is specified in integer . The rightmost index of the vector is 0 and is also the least significant bit. 

Last Updated ( Tuesday, 29 March 2022 00:45 ) Read more...
 

SystemC DataTypes Part II

Bit Type

sc_bit is the bit type data type, which can take two values '0' and '1'. Where 1 represents true and 0 represents false.

Last Updated ( Tuesday, 29 March 2022 00:44 ) Read more...
 
Page 8 of 119

Latest IC Design Articles

Related Articles

Most Read IC Design Articles

Chat Zalo